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http://dx.doi.org/10.1016/j.microrel.2016.09.005a b s t r a c tHere, we develop a comprehensive reliability prediction of FPGA devices from data motivated by physics of fail-
ure. The Multiple Temperature Operational Life (MTOL) testing method was used to calculate the failure in time
(FIT) of 3 different mechanisms on both 45 nm and 28 nm technologies. We conﬁrmed that there is signiﬁcant
hot carrier injection (HCI) at sub-zero temperatures in 45 nm technology. Surprisingly, we found that 28 nm ex-
hibits noHCI degradation evenwith up to 1.6 V on the core. As a result, we show that there is no effect of frequen-
cy on the reliability. This means that at 28 nm and possibly smaller technologies, the devices can be de-rated or
up-rated based only on theNBTImodel and therefore reliability is dependent only on operating Voltage and Tem-
peraturewith a single activation energy. Notably, the activation energies and voltage acceleration factors for both
technologies are remarkably similar. This demonstration shows that, unlike other conventional qualiﬁcation pro-
cedures, the MTOL testing procedure gives a broad description of the reliability from sub-zero to high tempera-
tures. This procedure provides FIT prediction which can be applied to newer technologies, speciﬁcally 20 nm and
16 nm and beyond.Keywords:
Microelectronics reliability
Ring oscillators
Accelerated testing1. Introduction
The key innovation of the Multiple-Temperature Operational Life
(MTOL) testing method is its success in separating different failure
mechanisms in devices in such a way that actual reliability predictions
can be made for any user deﬁned operating conditions. This is opposed
to the common approach for assessing device reliability today, using
High Temperature Operating Life (HTOL) testing [1], which is based
on the assumption that just one dominant failure mechanism is acting
on the device [2]. However, it is known that multiple failure mecha-
nisms act on the device simultaneously [3]. The new approach, MTOL,
dealswith this issue [4] (in that paper, we called itM-HTOL). Thismeth-
od predicts the reliability of electronic components by combining the
Failure in Time (FIT) of multiple failure mechanisms [5]. Degradation
curves are generated for the components exposed to accelerated testing
at several different temperatures and core stress voltage. Our data clear-
ly reveals that different failure mechanisms act on the components in
different regimes of operation causing different mechanisms to domi-
nate depending on the stress and the particular technology. A linearma-
trix solution, as presented in [5], allows the failure rate of each separate
mechanism to be combined linearly to calculate the actual reliability as
measured in FIT of the system based on the physics of degradation at
speciﬁc operating conditions.In this article, we present experimental results of the MTOL method
tested on both 45 and 28 nm FPGA devices from Xilinx that were proc-
essed at TSMC (according to the Xilinx data sheets). The FPGAs were
tested over a range of voltages, temperature and frequencies. We mea-
sured ring frequencies of multiple asynchronous ring oscillators simul-
taneously during stress in a single FPGA. Hundreds of oscillators and
the corresponding frequency counters were burned into a single FPGA
to allowmonitoring of statistical information in real time. Since the fre-
quency itself monitors the device degradation, there is no recovery ef-
fect whatsoever, giving a true measure for the effects of all the failure
mechanisms in real time.
Our results produced an acceleration factor (AF) for each failure
mechanism as a function of core voltage, temperature and frequency.
The failure rates of all of the mechanisms were then combined using a
matrix to normalize the AF of themechanisms to ﬁnd the overall Failure
in Time or FIT of the device. In other words we found an accurate esti-
mate of the device lifetime and thus the reliability that can be conve-
niently transposed to other technologies and ASICs and not necessarily
only FPGAs.
2. MTOL testing system
The FPGA conﬁguration designed for theMTOL testing consists three
main parts: (1) Accelerated Element (FPGA Chip); (2) Measurement
system (Binary Counter); (3) Control & communication interface to a
PC (see Fig. 1). The test systems consisted of two development boards
containing either a Xilinx XC6SLX9 Spartan 6 FPGA (45 nm) built on a
Mojo® board or a Zynq-7000 FPGA (28 nm) built on a Zybo® board.
Fig. 2. Ring Oscillator is made of 2N + 1 Inverters connected in a chain.The Spartan 6 uses TSMC's 45 nm low power process for 1.2 V core volt-
age and the Zynq-7000 FPGA is from high-K metal gate (HKMG) high
performance low power (HPL) process that is optimized for 1.0 V core
voltage. The devices contain over 9000 logic cells (LUTs), and the pro-
gramswere designed to cover the full scope of the device's components.
The devices included inputs for reference signals, testing points, and a
micro-USB interfaces. In order to allow various voltage levels, an exter-
nal DC power supplies delivered voltage to the FPGA cores after overrid-
ing the internal voltage controls in the board. Wemonitored the device
temperature both internally and externally using an IR camera and in-
ternal temperature measurements.
2.1. The accelerated element
The accelerated element ran with several different frequencies,
allowing independent measurements of the degradation effects over
time as a function of frequency. In order to create a measurable acceler-
ated system, Ring Oscillators (ROs) consisting of inverter chains were
constructed (shown in Fig. 2). The frequency of each RO is given by: 1/
2 N Tp, where N is the number of inverters and Tp is the time propaga-
tion delay per inverter. Each inverter chain was implemented as a com-
plete logical cell using predeﬁned Xilinx primitives and thus each ring
oscillatorwasmade up of the basic components of the FPGA.When deg-
radation occurred in the FPGA, a decrease in performance and frequency
of the RO could be observed. For optimal testing and chip coverage, dif-
ferent sized ROs were selected, ranging from 3 inverters, giving the
maximum frequency possible in accordance with the intrinsic delays
of the FPGA employed (400–700MHz), and up to 4001-inverter oscilla-
tors, giving a much lower frequency (around 200 KHz). The system im-
plemented on the chip starts operating immediately when the FPGA
core voltage is connected. This allows seeing the frequency dependence
of the failure mechanisms without any recovery effect.
2.2. The control system
The control system includes a programmable multiplexer (MUX),
which switches between the various RO sampled outputs. Each cycle
transfers a different RO for measurement and a communication con-
troller that connects to a PC. The control system communicates with
the computer via a USB connection with a simple serial protocol. The
data received from the board is saved on a ﬁle in the computer in .csvFig. 1. Testing setup consisting of Ring oscformat to be editable using a standard data processing program such
as Excel.
2.3. The counter
Frequency measurements were carried out from a crystal on the
board. For high-resolution measurements, a 32-bit counter was chosen.
Assuming the highest available frequencies to be around 700 MHz, a
Reference Clock signal of 9 Hz was fed into the FPGA. The reference sig-
nal was generated outside of the FPGA (and the accelerated environ-
ment) allowing as accurate measurements as possible. The reference
signal is also returned to the exterior in order to verify that themeasure-
ment remains accurate throughout the experiments.
2.4. Testing methods
The test conditions, i.e. voltage, temperature levels deﬁned in a test
plan for imposing an acceleration of individual mechanisms to domi-
nate others at each applied condition. For example, testing in sub-zero
temperatures and high voltages, will exaggerate HCI for high frequency
[6,7] but very low degradation due to BTI [8].
For each test, the FPGA board was placed in a temperature-con-
trolled oven, similar to those used in HTOL-testing, with an appropriate
voltage connected at the FPGA core from an external supply. The board
was connected to a computer via USB cables. The tests were performed
for 100–200 h, while the device was operating at accelerated voltage
conditions - the frequencies of 140 Ring-Oscillators of different sizes
were sampled every 5 min [9]. The measured data was stored in a
database from which one could draw statistical information about the
degradation in the device performance.
The particular testing conditions were chosen to isolate each failure
mechanism allowing examination of the speciﬁc effect of that mecha-
nism on the system and thus deﬁne its unique physical characteristics.
A close inspection of the results in comparison to one another yieldedillators, counter and communication.
Fig. 3. Typical graph showing frequency versus square root of time showing degradation
slope, α.more precise parameters for the Acceleration Factors (AF) equations
and allowed adjusting them to ﬁt all the devices under test [10].
Finally, after completing the tests, some of the experiments with dif-
ferent frequency, voltage and temperature conditions were chosen to
construct the MTOL Matrix. The calculated FIT was then plotted as a
function of temperature and frequency for every operating voltage.
Since the FIT calculation is, in essence, an average of a large number of0.00
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Fig. 4. Failure rate, FIT/1000, versus frequency in MHz for a) HCI, stressed at−35 °C with
2.0 V core voltage and b) BTI, stressed at 145 °C with 2.4 V at the core.devices (107 transistors), assuming the Poisson model we can postulate
that the standard deviation is equal to the time to fail.
3. Separating failure mechanisms
The common intrinsic failuremechanisms affecting electronic devices
are, Hot carrier Injection (HCI), Bias Temperature Instability (BTI),
Electromigration (EM) and Time Dependent Dielectric Breakdown
(TDDB). In our tests, no signature of TDDB was observed. This result is
not surprising considering that in other accelerated test results on compa-
rable technologies TDDB is only observed in voltages higher than 1.6 V
[11]. The standard models for failure mechanisms in semiconductor de-
vices are classiﬁed by JEDEC Solid State Technology Association and listed
in publication JEP-122G [12]. The failure mechanisms can be separated
due to the difference of physical nature of each individual mechanism.
4. EA and γ extrapolation
Our tests for various mechanisms included exposing the core of the
FPGA to accelerating voltages above nominal. 45 nm deﬁnes the nomi-
nal voltage at 1.2 V and for 28 nm, 1.0 V. Our method of separating
mechanisms allowed the evaluation of actual activation energies for
the three failure mechanisms detailed above. We plotted the degrada-
tion in frequency and attributed it to one of the three failure mecha-
nisms as will be explained further on.
The results of our experiments give both EA and γ for the three
mechanisms we studied at temperatures ranging from−50 to 150 °C.
The Eyring model [13] is utilized here to describe the Failure in Time1.E-02
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Fig. 5. a Gamma plot for HCI at 45 nm. b Activation energy plot for HCI at 45 nm.
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Fig. 7. a Gamma plot for BTI at 45 nm. b Activation energy plot for BTI at 45 nm.
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Fig. 6. a Gamma plot for EM at 45 nm. b Activation energy plot for EM at 45 nm.(FIT) for all of the failure mechanisms. This model, using a simple con-
stant rate (1-parameter) Poisson function, conserves strict linearity.
Any additional terms would be non-linear and invalidate the Matrix.
This linear, constant failure rate, approximation is born out of the obser-
vation that the statistical variability across the chip converges to the
constant rate, Poisson process, allowing the linear matrix calculations
to hold. The speciﬁc constant failure rate of each failure mechanisms,
calculated as Failure-in-time (FIT) follows these formulae:
FITHCI ¼ f VγHCI e−
EaHCI
kT ð1Þ
FITBTI ¼ eγBTIV e−
EaBTI
kT ð2Þ
FITEM ¼ f VγEMe−
EaEM
kT ð3Þ
The degradation slope,α, ismeasured as the degradation from initial
frequency as an exponential decay, approximated by taking the differ-
ence in frequency, divided by initial frequency over the time. In our ex-
periments, we found that when the decay was dominated by BTI, the
decay was proportional to the 4th root of time, while HCI and EM,
being diffusion related mechanisms, have decay that is proportional to
the square root of time [14], as seen in Fig. 3. This result is consistent
with literature andwith the JEDEC document that lists the failuremech-
anisms, JEP-122G [12].
For each oscillator, the ring frequency was measured and plotted
against the square root of time in 45 nm devices. The slope, α, was
then converted to a FIT for each test as determined by extrapolating
the degradation slope to 10% degradation from its initial value. OneFIT is deﬁned as 1 failure in 109 part-hours [13]. Each set is plotted as
an exponential decay dependent on the square root of time as shown
by example in Fig. 3. This slope is then used to ﬁnd the time to fail as
seen in the development of FIT below (4–7).
α slopeð Þ ¼
Δf
f 0  Δ
ﬃﬃ
t
p ð4Þ
TTF ¼ 10%
.
α
 2
ð5Þ
FIT ¼ 109
.
TTF
ð6Þ
FIT ¼ 109 10  αð Þ2 ð7Þ
This makes our FIT easy to calculate, since FIT is deﬁned as:
FIT ¼ 10
9
MTTF
ð8Þ
whereMTTF is the mean time to fail in hours.
The time to fail (TTF) for each point was then calculated as the
square of the inverse slope times the failure criterion, which is 10% deg-
radation [13]. Hence, the FIT for each slope is simply determined as the
(10∗α)2. The average FIT is the metric to determine the reliability since
that corresponds to the MTTF in Eq. (8). This FIT value is plotted as a
function of the frequency in order to determine the failure mechanisms
and toﬁt themodel parameters for eachmechanism. Two typical degra-
dation plots taken from 45 nm tests are shown in Fig. 4, the FITs, deter-
mined by the slopes, are plotted against frequency in two different
experiments. The data demonstrates the clear advantage of RO generat-
ed frequencies in a single chip [15]. In the examples of Fig. 4, we see the
HCI effect at a temperature of −20 °C and voltage of 2.0 V in 4a),
Table 2
T, V, F and matrix versus measured FIT.
T °C V F(GHz) HCI BTI EM FIT
153 1.2 1 1.71E+6 6.73E−05 4.27E−15 3672
−35 2.5 0.5 4.7E+16 1.30E−07 8.96E−26 2.37E+7
154 1.2 0 0 6.96E−05 0 2420
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Fig. 8. a Gamma plot for BTI at 28 nm. b Activation energy plot for BTI at 28 nm.showing FIT that is directly proportional to frequency [16], consistent
with Eq. (1). Fig. 4b) shows a chip that was stressed at high voltage
(2.4 V) and high temperature (150 °C) showing a strong BTI degrada-
tion at low frequency and a much shallower slope due to EM caused
by an increase of effective resistance and therefore a frequency depen-
dent effect [17]. Such curves were made for each experiment, incorpo-
rating all the oscillators across the chip spanning the range of
frequencies, reﬂecting also the averaging effect of the longer chains.
Hence, the variability is much lower than at higher frequencies, demon-
strating that the averaging of many variations results in a consistent
mean degradation. This strengthens credibility of modeling the failure
mechanisms with equations [1–3] since the data shows a clear Poisson
statistical nature. The slope of FIT versus frequency is then related at
low temperatures as occurring only from HCI while at higher voltages
and temperatures, it can be due to BTI [18] and EM. BTI is only respon-
sible for low frequency degradation [19].
In order to determine the dependence of each mechanism, the acti-
vation energy as relating to the temperature factor (TF) and voltage ac-
celeration factors (VF) are determined from Eqs. (1)–(3). The result of
FIT versus V, T and F are plotted as follows. HCI voltage constant γ wasTable 1
Summary of EA and γ from the curve ﬁts.
EA 45 nm (eV) γ 45 nm EA 28 nm (eV) γ 28 nm
HCI −0.4 22.7
BTI 0.52 3.8 V−1 0.52 17.2 V−1
EM 1.24 3.8found by plotting FIT/TF versus V as seen in Fig. 5a. Fig. 5b shows the
FIT/VF versus 1/kT looking only at temperatures below 5 °C in order to
determine the activation energy, EA. Since both plots depend on each
other, the two are performed simultaneously, where EA is used to deter-
mine TF, where:
T F ¼ e
−Ea
kT ð9Þ
V F ¼ Vγfor HCI and EM and V f ¼ eγV for BTI ð10Þ
Hence, we were able to ﬁnd the correct activation energy simulta-
neously with its corresponding voltage factor. Our procedure was
followed for all three mechanisms for the 45 nm as well as the 28 nm
devices. In the 28 nm device, there was no apparent effect from HCI or
EM. That is to say that no slope was found versus frequency. This is in
contrast with the 45 nm devices, showing frequency related effects at
both low temperatures due to HCI and a minor EM effect at high tem-
peratures [20].
The EA and γ for HCI are plotted in Fig. 5a and b as found in 45 nm.
The plots for EM are shown in Fig 6a and b while the BTI curves are
shown in Fig. 7a and b for 45 nm devices and in Fig. 8a and b for the
28 nm BTI effect. The constants are summarized in Table 1.
5. MTOL matrix
Now that we have fully characterized the physics of failure models
relating to all three mechanisms for both 45 and 28 nm FPGA's, we
were able to build the Matrix Model by choosing three points, one
fromeachmechanism, and them solve the Eqs. (1)–(3) against themea-
sured FIT for each condition. In the 45 nmdevice experiments, we chose
the following data shown in Table 2. The relative factors that solve the
matrix are shown in Table 3.
The procedure for ﬁnding the results of the matrix is described in
previous papers [2,4,5]. This matrix has then used to construct the full
reliability proﬁle whereby FIT is calculated versus Temperature for sev-
eral conditions, as shown in Fig. 9.
The same curve has been made for the 28 nm technology node.
The most notable differences between 45 and 28 nm is the lack of
frequency effect at both low and high temperature, leaving only one,
dominant, failure mechanism at 28 nm (Fig. 10). The consequence
seems to be that there will be signiﬁcantly improved reliability at low
temperatures using 28 nm technology. Furthermore, there is no effect
on frequency related to the reliability. Hence, there is nopurpose for fre-
quency de-rating using this technology. It is also clear that cooling the
device is the major challenge and most important part of increasing
the reliability of devices made using this technology [21]. Another ob-
servation is that the voltage acceleration is much greater at 28 nm, γ
being over 17, as compared to 3.8 for 45 nm technology. This means
that the core voltage is much more sensitive and a much greaterTable 3
Relative weighting factors that solve the matrix.
HCI 5.03873E−10
BTI 34761994.46
EM 3.11618E+17
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Fig. 9. Reliability curves for 45 nm technology showing FIT versus Temperature for Voltages above and below nominal (1.2 V) and frequencies from 10MHz (dashed line) to 2 GHz (solid line).reliability advantagewould be gained by lowering the voltage. The tem-
perature effect is exactly the same for both technologies.
One speculation as to the reason there are no hot carrier effects in
the 28 nm technology is that the mean free path of electrons
transported through the gate is larger than the gate length below a cer-
tain temperature. This would suggest that the electrons are transported
by ballistic means below that temperature due to the properly strained
channels. Hence, electrons are not able to accelerate to the point of caus-
ing damage due to HCI [22]. Data of normalized RO frequency (F/F0),
versus temperature supports this claim. The 28 nm devices have a dis-
tinct transition at a particular temperature (around 60 °C), whereas
the 45 nm devices have not shown any transition along the entire0.0001
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Fig. 10. Reliability curves for 28 nm technology showing FIT versurange of temperatures. This observation will be expanded and reported
in a later study. At higher temperatures, both 45 and 28 nmdevices have
similar slopes. This correlates with published data attributing the
transistor channel conductance to the effect of “short channel ballistic
conductance” at lower temperatures [23]. In order to validate the
ﬁndings detailed above, the cause of this phenomenon is being further
researched in our laboratory.We have yet to see if this is true for smaller
technology, but it seems that this may be an important result justifying
a preference to use newer scaled technology in high-reliability applica-
tions even over older technology thatmay seemmoremature. Radiation
and thermal cycleswere not studied here and can also be subjects for fu-
ture investigation.50 70 90 110 130 150
T °C
lity Profile
s Temperature for Voltages above and below nominal (1.0 V).
6. Summary
In this research, we show an innovative and practical way to use the
various physics of failure equations togetherwith accelerated testing for
reliability prediction of devices exhibiting multiple failure mechanisms.
We presented an integrated accelerating and measuring platform to be
implemented inside FPGA chips, making the MTOL testing more accu-
rate, allowing these tests at the chip and perhaps at the system level,
rather than only at the transistor level. The calibration of physicsmodels
with highly accelerated testing of complete commercial devices allows
for actual reliability prediction. The MTOL Matrix can provide informa-
tion about the proportional effect of each failure mechanism; allowing
extrapolation of the expected reliability of the device under various
conditions.
This practical platform can be implemented on almost any FPGA de-
vice and technology to enable making FIT calculations and reliability
predictions. The results of this approach provide the basis for improve-
ments in performance and reliability given any design or application.
This method can be extended to other processes and new technologies,
and can include more failure mechanisms, thus producing a more com-
plete view of the system's reliability.
Research areas include thermal, mechanical, and electrical interac-
tions of failure mechanisms of ultra-thin gate dielectrics, Non-volatile
memory, advanced metallization and power devices. He also works ex-
tensivelywith the semiconductor industry on projects relating to failure
analysis, defect avoidance, programmable interconnect used in Field
Programmable Analog Arrays and repair in microelectronic circuits
and packaging.
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